

ADD-A-PAK Generation VII Power Modules Thyristor/Thyristor, 45 A/60 A



ADD-A-PAK


PRODUCT SUMMARY

$I_{T(AV)}$	45 A/60 A
-------------	-----------

MECHANICAL DESCRIPTION

The ADD-A-PAK generation VII, new generation of ADD-A-PAK module, combines the excellent thermal performances obtained by the usage of exposed direct bonded copper substrate, with advanced compact simple package solution and simplified internal structure with minimized number of interfaces.

FEATURES

- High voltage
- Industrial standard package
- Low thermal resistance
- UL approved file E78996 
- Compliant to RoHS directive 2002/95/EC
- Designed and qualified for industrial level



RoHS
COMPLIANT

BENEFITS

- Excellent thermal performances obtained by the usage of exposed direct bonded copper substrate
- Up to 1600 V
- High surge capability
- Easy mounting on heatsink

ELECTRICAL DESCRIPTION

These modules are intended for general purpose high voltage applications such as high voltage regulated power supplies, lighting circuits, temperature and motor speed control circuits, UPS and battery charger.

MAJOR RATINGS AND CHARACTERISTICS

SYMBOL	CHARACTERISTICS	VSK.41	VSK.56	UNITS
$I_{T(AV)}$	85 °C	45	60	A
$I_{T(RMS)}$		70	95	
I_{TSM}	50 Hz	850	1200	
	60 Hz	890	1256	
I^2t	50 Hz	3.61	7.20	kA ² s
	60 Hz	3.30	6.57	
$I^2\sqrt{t}$		36.1	72	kA ² √s
V_{RRM}	Range	400 to 1600		V
T_{Stg}		- 40 to 125		°C
T_J				

VSKU41.., VSKV41.., VSKU56.., VSKV56.. Series



Vishay Semiconductors

ADD-A-PAK Generation VII
Power Modules Thyristor/Thyristor, 45 A/60 A

ELECTRICAL SPECIFICATIONS

VOLTAGE RATINGS					
TYPE NUMBER	VOLTAGE CODE	V _{RRM} , MAXIMUM REPETITIVE PEAK REVERSE VOLTAGE V	V _{RSM} , MAXIMUM NON-REPETITIVE PEAK REVERSE VOLTAGE V	V _{DRM} , MAXIMUM REPETITIVE PEAK OFF-STATE VOLTAGE, GATE OPEN CIRCUIT V	I _{RRM} , I _{DRM} AT 125 °C mA
VSK.41 VSK.56	04	400	500	400	15
	08	800	900	800	
	12	1200	1300	1200	
	16	1600	1700	1600	

ON-STATE CONDUCTION							
PARAMETER	SYMBOL	TEST CONDITIONS			VSK.41	VSK.56	UNITS
Maximum average on-state current	I _{T(AV)}	180° conduction, half sine wave, T _C = 85 °C			45	60	A
Maximum continuous RMS on-state current	I _{T(RMS)}	DC T _C			70	95	
Maximum peak, one-cycle non-repetitive on-state current	I _{TSM}	t = 10 ms	No voltage reappplied	Sinusoidal half wave, initial T _J = T _J maximum	850	1200	A
		t = 8.3 ms			890	1256	
		t = 10 ms	100 % V _{RRM} reappplied		715	1000	
		t = 8.3 ms			750	1056	
Maximum I ² t for fusing	I ² t	t = 10 ms	No voltage reappplied	Initial T _J = T _J maximum	3.61	7.20	kA ² s
		t = 8.3 ms			3.30	6.57	
		t = 10 ms	100 % V _{RRM} reappplied		2.56	5.10	
		t = 8.3 ms			2.33	4.56	
Maximum I ² √t for fusing	I ² √t ⁽¹⁾	t = 0.1 ms to 10 ms, no voltage reappplied T _J = T _J maximum			36.1	72	kA ² √s
Maximum value of threshold voltage	V _{T(TO)} ⁽²⁾	Low level ⁽³⁾	T _J = T _J maximum		1.08	0.91	V
		High level ⁽⁴⁾			1.12	1.02	
Maximum value of on-state slope resistance	r _t ⁽²⁾	Low level ⁽³⁾	T _J = T _J maximum		4.7	4.27	mΩ
		High level ⁽⁴⁾			4.5	3.77	
Maximum on-state voltage drop	V _{TM}	I _{TM} = π × I _{T(AV)}	T _J = 25 °C		1.81	1.7	V
Maximum non-repetitive rate of rise of turned on current	di/dt	T _J = 25 °C, from 0.67 V _{DRM} , I _{TM} = π × I _{T(AV)} , I _g = 500 mA, t _r < 0.5 μs, t _p > 6 μs			150		A/μs
Maximum holding current	I _H	T _J = 25 °C, anode supply = 6 V, resistive load, gate open circuit			200		mA
Maximum latching current	I _L	T _J = 25 °C, anode supply = 6 V, resistive load			400		

Notes

- (1) I²t for time t_x = I²√t × √t_x
 (2) Average power = V_{T(TO)} × I_{T(AV)} + r_t × (I_{T(RMS)})²
 (3) 16.7 % × π × I_{AV} < I < π × I_{AV}
 (4) I > π × I_{AV}



VSKU41.., VSKV41.., VSKU56.., VSKV56.. Series

ADD-A-PAK Generation VII
Power Modules Thyristor/Thyristor, 45 A/60 A

Vishay Semiconductors

TRIGGERING					
PARAMETER	SYMBOL	TEST CONDITIONS	VSK.41	VSK.56	UNITS
Maximum peak gate power	P_{GM}		10		W
Maximum average gate power	$P_{G(AV)}$		2.5		
Maximum peak gate current	I_{GM}		2.5		A
Maximum peak negative gate voltage	$-V_{GM}$		10		V
Maximum gate voltage required to trigger	V_{GT}	$T_J = -40\text{ }^\circ\text{C}$	Anode supply = 6 V resistive load	4.0	
		$T_J = 25\text{ }^\circ\text{C}$		2.5	
		$T_J = 125\text{ }^\circ\text{C}$		1.7	
Maximum gate current required to trigger	I_{GT}	$T_J = -40\text{ }^\circ\text{C}$	Anode supply = 6 V resistive load	270	mA
		$T_J = 25\text{ }^\circ\text{C}$		150	
		$T_J = 125\text{ }^\circ\text{C}$		80	
Maximum gate voltage that will not trigger	V_{GD}	$T_J = 125\text{ }^\circ\text{C}$, rated V_{DRM} applied	0.25		V
Maximum gate current that will not trigger	I_{GD}	$T_J = 125\text{ }^\circ\text{C}$, rated V_{DRM} applied	6		mA

BLOCKING					
PARAMETER	SYMBOL	TEST CONDITIONS	VSK.41	VSK.56	UNITS
Maximum peak reverse and off-state leakage current at V_{RRM} , V_{DRM}	I_{RRM} , I_{DRM}	$T_J = 125\text{ }^\circ\text{C}$, gate open circuit	15		mA
Maximum RMS insulation voltage	V_{INS}	50 Hz	3000 (1 min) 3600 (1 s)		V
Maximum critical rate of rise of off-state voltage	dV/dt	$T_J = 125\text{ }^\circ\text{C}$, linear to $0.67 V_{DRM}$	1000		V/ μs

THERMAL AND MECHANICAL SPECIFICATIONS					
PARAMETER	SYMBOL	TEST CONDITIONS	VSK.41	VSK.56	UNITS
Junction operating and storage temperature range	T_J , T_{Stg}		- 40 to 125		$^\circ\text{C}$
Maximum internal thermal resistance, junction to case per leg	R_{thJC}	DC operation	0.44	0.35	$^\circ\text{C/W}$
Typical thermal resistance, case to heatsink per module	R_{thCS}	Mounting surface flat, smooth and greased	0.1		
Mounting torque $\pm 10\%$	to heatsink	A mounting compound is recommended and the torque should be rechecked after a period of 3 hours to allow for the spread of the compound.	4		Nm
	busbar		3		
Approximate weight			75		g
			2.7		oz.
Case style		JEDEC	TO-240AA compatible		

ΔR CONDUCTION PER JUNCTION											
DEVICES	SINE HALF WAVE CONDUCTION					RECTANGULAR WAVE CONDUCTION					UNITS
	180°	120°	90°	60°	30°	180°	120°	90°	60°	30°	
VSK.41..	0.110	0.131	0.17	0.23	0.342	0.085	0.138	0.177	0.235	0.345	$^\circ\text{C/W}$
VSK.56..	0.088	0.104	0.134	0.184	0.273	0.07	0.111	0.143	0.189	0.275	

Note

- Table shows the increment of thermal resistance R_{thJC} when devices operate at different conduction angles than DC

VSKU41.., VSKV41.., VSKU56.., VSKV56.. Series



Vishay Semiconductors

ADD-A-PAK Generation VII
Power Modules Thyristor/Thyristor, 45 A/60 A




Fig. 1 - Current Ratings Characteristics




Fig. 4 - On-State Power Loss Characteristics




Fig. 2 - Current Ratings Characteristics




Fig. 5 - Maximum Non-Repetitive Surge Current




Fig. 3 - On-State Power Loss Characteristics




Fig. 6 - Maximum Non-Repetitive Surge Current



VSKU41.., VSKV41.., VSKU56.., VSKV56.. Series

ADD-A-PAK Generation VII
Power Modules Thyristor/Thyristor, 45 A/60 A

Vishay Semiconductors




Fig. 7 - On-State Power Loss Characteristics




Fig. 8 - On-State Power Loss Characteristics




Fig. 9 - On-State Voltage Characteristics

VSKU41.., VSKV41.., VSKU56.., VSKV56.. Series



Vishay Semiconductors

ADD-A-PAK Generation VII
Power Modules Thyristor/Thyristor, 45 A/60 A




Fig. 10 - Current Ratings Characteristics




Fig. 13 - On-State Power Loss Characteristics




Fig. 11 - Current Ratings Characteristics




Fig. 14 - Maximum Non-Repetitive Surge Current




Fig. 12 - On-State Power Loss Characteristics




Fig. 15 - Maximum Non-Repetitive Surge Current



VSKU41.., VSKV41.., VSKU56.., VSKV56.. Series

ADD-A-PAK Generation VII
Power Modules Thyristor/Thyristor, 45 A/60 A

Vishay Semiconductors




Fig. 16 - On-State Power Loss Characteristics




Fig. 17 - On-State Power Loss Characteristics




Fig. 18 - On-State Voltage Characteristics

VSKU41.., VSKV41.., VSKU56.., VSKV56.. Series



Vishay Semiconductors

ADD-A-PAK Generation VII
Power Modules Thyristor/Thyristor, 45 A/60 A




Fig. 19 - Thermal Impedance Z_{thJC} Characteristics




Fig. 20 - Gate Characteristics

ORDERING INFORMATION TABLE

Device code	VSK	U	56	/	16
	①	②	③		④
	1	-	Module type		
	2	-	Circuit configuration (see end of datasheet)		
	3	-	Current code		41 = 45 A 56 = 60 A
	4	-	Voltage code (see Voltage Ratings table)		

Note

- To order the optional hardware go to www.vishay.com/doc?95172




VSKU41.., VSKV41.., VSKU56.., VSKV56.. Series

ADD-A-PAK Generation VII
Power Modules Thyristor/Thyristor, 45 A/60 A

Vishay Semiconductors

CIRCUIT CONFIGURATION



LINKS TO RELATED DOCUMENTS

Dimensions

www.vishay.com/doc?95368



Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.